By accessing this website you agree to the terms and conditions that govern its use. Please see our Legal page. Copyright © 2005-2011 Hevday Logic Limited. All rights reserved.
Individual signals may be forced to logic '1' or logic '0', or left unforced using forcing buffers set with the dialog shown above.