-
By accessing this website you agree to the terms and conditions that govern
its use. Please see our Legal page before
proceeding further. Copyright © 2005 Hevday Logic Limited.
All rights reserved.
Website queries should be directed to
Webmaster
|
Hevday’s Interactive Logic hardware is specially designed
for use with the Interactive Logic software.
The current range consists of -
Interactive Logic Module
Development Communications Card
Monitoring Communications Card
Interactive Logic Module
|
User Circuit
|
Supports customer-defined synchronous logic circuits.
All input signals automatically sampled, synchronized
to the clock and hardened against metastability.
All output signals automatically registered.
FPGA includes over 5000 flip-flops plus logic for over
5000 four-input combinational logic functions.
|
|
Clock frequency
|
Clock frequency is selected and set via software,
allowing circuits to be run at their maximum error free clock rate.
|
|
I/O Addressing
|
I/O terminals addressed in terms of Logic Module header
pins. Handling of FPGA pin numbers is transparent to user.
|
|
Configuration download
|
One button operation, with fast download.
Flash ROM provides for circuit configuration and run at
power-on with or without a Comms Card fitted.
|
|
No Load From ROM Jumper
|
Provides control over whether circuit will
automatically configure itself and run at power-up.
|
|
Custom IP Address Jumper
|
Allows Comms Card network address to be set via
software.
Removing the jumper activates known fixed address
|
|
Power Supply Required
|
Only a single supply voltage required.
On-board regulators supply 1.8Volts for FPGA core and
3.3Volts for FPGA I/O and other circuits including Comms Card.
|
|
I/O Headers
|
High reliability gold over nickel headers suitable for
wire-wrap, IDC flat cable connectors, and header/socket connections.
Also available by arrangement, header mounted under the
PCB for header/socket and direct board-to-board connections.
|
|
I/O
|
Each I/O pin is usable as an input, output or
bidirectional connection.
I/O levels suit LVTTL and 3V3 CMOS.
5 Volt tolerance may be achieved with proper technique.
See the Xilinx Answers Database entry Are
Spartan-IIE I/Os 5V-tolerant? and the quoted Xilinx 5
Volt tolerance documents.
|
|
Comms Card Sockets
|
Special High Reliability sockets with multiple contact
point redundancy.
|
|
PCB
|
4 layer PCB. FR4 material.
Internal ground and power planes, generously decoupled.
Bottom layer flooded with copper ground plane increases
built-in decoupling capacitance. Top layer copper under major ICs provides
common connection for all ground pins without vias.
Four screw-down points connected to ground but arranged
with tracks that may be cut to isolate screw-downs.
Pads available for mounting regulators off the PCB edge
on heatsink co-planar with PCB.
Regulated supply connection points.
No wet electrolytic capacitors used.
|
Development Comms Card
|
Purpose
|
Full featured device for development use.
|
|
Interactive Logic Functionality Supported
|
All.
|
|
Communications
|
Standard 10/100MHz Ethernet LAN using TCP/IP allows
remote deployment of Logic Module to wherever a LAN connection can be found.
|
|
Communications Parameters
|
Set via software with the assistance of a single two-pin
header and shorting link. No switches or similar items used.
|
|
Cabling
|
All communications cabling is standard off-the-shelf.
|
|
Network Indicator LEDs
|
LEDs allow you to see when a link has been established,
what speed it is running at and whether it is active.
|
|
Power Source
|
Supplied from Logic Module. No separate supply
required.
|
Monitoring Comms Card
|
Purpose
|
Lower cost device for permanent field installation
|
|
Interactive Logic Functionality Supported
|
File Menu - all.
Edit Menu - all.
View Menu except Data Display and Signal Display.
Tools Menu - all.
Project Menu except -
Single and Continuous Step
Disable Outputs and Disable
Outputs in Pause.
Disable Outputs and Disable
Outputs in Pause.
Record Test Run.
Test Runs Manager.
Configure Signal Monitoring.
Schematic Menu - all.
Configuration Menu - all.
Breakpoints are not available.
The Event Log will be viewable but remain empty.
|
|
Other Features
|
As per Development Communications Card.
|
|