-
By accessing this website you agree to the terms and conditions that govern
its use. Please see our Legal page before
proceeding further. Copyright © 2005 Hevday Logic Limited.
All rights reserved.
Website queries should be directed to
Webmaster
|
| Active Schematic or State Diagram |
When Interactive Logic has a project open, there will
always be a single schematic or state diagram being shown on the
Design Canvas.
This is known as the active schematic or state diagram.
|
| Binary |
When discussing Interactive
Logic a binary means a Xilinx compiled binary file, suitable for
configuring a Xilinx FPGA. These binary files are
stored under a project's Binaries directory and are
named according to the version of the project they
represent. Their file extension is .hilbin
|
| DataGfxBit |
This item may appear on component instance symbols and
contains either a one or a zero while online. A
DataGfxBit represents a single bit of data contained
in a component instance.
|
| Docking Window |
Interactive Logic has five docking windows which can
be attached to the edges of the main window, or floated
separately from the main window. The docking windows
are, The Project Tree, The Toolbox, The Results List,
The Schematic Map and the Tool Options Window. By
default the Schematic Map and the Tool Options are
both floating, while the others are docked.
|
| Frequency Test |
A test constructed by the user which
can be used to identify settling time failures in
a design and determine the maximum allowable clock
frequency for error free operation.
|
| Integer |
This item may appear on component instance symbols
to represent an integer contained inside a component
instance. Double-clicking on the number will display
a dialog from which you can alter the value of the
integer while online.
|
| ThreeSwitch |
This item may appear on component instance symbols
as a coloured square, containing a one or zero. The
coloured square can be double-clicked and forced
to a high or low level.
|
| Top Level Schematic |
Each Interactive Logic Project always contains a single Top
Level Schematic. This forms the root of the project
hierarchy. The Top Level Schematic can contain built-in
components, or user defined schematics and state
diagrams. The Top Level Schematic cannot be deleted.
|
|