State Machine defined by User

own_sm.png    own_sm.png

State diagrams are entered by free-form interconnection of state symbols with transition links from the Built-in Library.

A unique state machine symbol is generated automatically from each state diagram.

The highlighting on the state diagram and the symbol is present when the circuit is running and indicates the state that is active, and the outputs that are at logic '1'.